What is claimed is:

- 1 1. An apparatus for forwarding data between processing elements, comprising:
- a first processing element, said first processing element including an update-transmit
- 3 element;
- a forwarding storage element coupled to said update-transmit element; and
- a second processing element coupled to said forwarding storage element, said second
- 6 processing element including:
- 7 a register, and
- 8 an address register.
- 1 2. The apparatus of claim 1, wherein said forwarding storage element is a first-in 2 first-out storage element.
- 1 3. The apparatus of claim 1, wherein said forwarding storage element is a queue.
- 1 4. The apparatus of claim 1, wherein said forwarding storage element receives a
- 2 first memory address from said update-transmit element and said second processing element
- 3 compares the first memory address in said forwarding storage element with a second memory
- 4 address in said address register.

Attorney Docket No.: ACRN-002/00US

- The apparatus of claim 4, wherein said second processing element stores data
- 2 from said forwarding storage element to the register of said second processing element based
- 3 on the comparison of the second memory address with the first memory address.
- 1 6. The apparatus of claim 1, wherein said first processing element and said
- 2 second processing element is disposed within a telecommunications switch.
- The apparatus of claim 1, wherein said second processing element stores data
- 2 from said update-transmit element to the register of said second processing element.
- 1 8. The apparatus of claim 1, wherein said forwarding storage element includes a
- 2 data field and an address field.
- 1 9. The apparatus of claim 1, wherein said forwarding storage element includes a
- 2 last-update flag.
- 1 10. The apparatus of claim 1, wherein said forwarding storage element includes a
- 2 time-to-live field.

1

2

3

4

5

6

7

8

1	11.	The apparatus of claim 1, wherein said first processing element writes the d	ata
2	to memory	shared by said first processing element and said second processing elem-	ent.

- 1 12. The apparatus of claim 1, further comprising a shared memory.
- 1 13. The apparatus of claim 1, further comprising a third processing element coupled to said first processing element, said first processing element sending a signal to said third processing element indicating that said third processing element may access a memory shared between said first processing element and said third processing element.
 - 14. An apparatus for forwarding data between processing elements, comprising:
 a first processing element including an address register, a first memory address being stored in said address register;
 - a forwarding storage element coupled to said first processing element; and
 a second processing element coupled to said forwarding storage element, said second
 processing element transmitting a second memory address to said forwarding storage element,
 said forwarding storage element transmitting the second memory address to said first
 processing element;
- 9 said first processing element comparing the second memory address with the first 10 memory address.

1

2

3

- 15. The apparatus of claim 14, wherein said forwarding storage element stores a
 memory address received from said update generator.
 - 1 16. The apparatus of claim 14, wherein said forwarding storage element is a first-2 in-first-out storage element.
 - 1 The apparatus of claim 14, wherein said forwarding storage element is a queue.
 - 1 18. The apparatus of claim 14, wherein said first processing element includes a 2 data register, said first processing element storing data associated with a memory address 3 from said forwarding storage element to said data register.
 - 19. The apparatus of claim 14, wherein said first processing element includes a data register, said first processing element storing data from said forwarding storage element to said data register based on the result of the address comparison.
 - 1 20. The apparatus of claim 14, wherein said update generator transmits a data 2 value and associated memory address to said forwarding storage element
 - 1 21. The apparatus of claim 14, wherein said first processing element is disposed 2 within a telecommunications switch.

Attorney Docket No.: ACRN-002/00US

- 1 22. The apparatus of claim 14, wherein said forwarding storage element includes a
- 2 data field and an address field.
- 1 23. The apparatus of claim 14, wherein said forwarding storage element includes a
- 2 last-update flag.
- 1 24. The apparatus of claim 14, wherein said forwarding storage element includes a
- 2 time-to-live field.
- 1 25. The apparatus of claim 14, wherein said first processing element includes said
- 2 forwarding storage element.
- 1 26. The apparatus of claim 14, wherein said second processing element includes
- 2 said forwarding storage element.
- 1 27. The apparatus of claim 14, wherein said forwarding storage element is separate
- 2 from said first processing element and said second processing element.
- 1 28. The apparatus of claim 14, wherein said first processing element and said
- 2 second processing element are included in a ring of processing elements.

1

2

3

4

5

6

7

1	29.	The apparatus of claim 14, wherein said first processing element is adjacent to
)	said second nr	ocessing element in a ring of processing elements.

- The apparatus of claim 14, further comprising a third processing element coupled to said first processing element, said first processing element sending a signal to said third processing element indicating that said third processing element may access a memory shared between said first processing element and said third processing element.
 - 31. A method for reducing data retrieval latencies in a multiple processing element environment, comprising:
 - receiving, at a first processing element, update data forwarded from a second processing element, the update data including data relating to operations performed at the second processing element;
 - retrieving data from the update data in order to execute an instruction at the first processing element; and
- revising a subset of the received update data in response to the execution of the instruction on the first processing element.
- 1 32. The method of claim 31, further comprising forwarding the revised subset of 2 the update data a third processing element.

- 1 33. The method of claim 31, further comprising forwarding a subset of the received update data to a third processing element.
- 1 34. The method of claim 31, further comprising generating update data at the
- 2 second processing element, and forwarding the generated update data to a third processing
- 3 element.
- 1 35. The method of claim 31, wherein the update data is associated with a variable
- 2 shared by the first processing element and the second processing element.
- 1 36. The method of claim 31, wherein the update data includes a memory address
- 2 that is associated with memory shared by the first processing element and the second
- 3 processing element.
- 1 37. The method of claim 31, further comprising decrementing a time-to-live value
- 2 associated with the data value.
- 1 38. The method of claim 31, further comprising sending a signal from the second
- 2 processing element to a third processing element indicating that the third processing element

3	may access a memory	shared between	the second	processing	element and	the third	processing

- 4 element.
- 1 39. A method for forwarding data between processing elements, comprising:
- 2 storing a first memory address to an address register at a first processing element;
- 3 retrieving a second memory address associated with a second processing element from
- 4 a forwarding storage element;
- 5 comparing the second memory address with the first memory address; and
- 6 updating a data register at the first processing element with a data value from
- 7 the second processing element in response to said comparing.
- 1 40. The method of claim 39, wherein the data value is associated with a shared
- 2 variable.
- 1 41. The method of claim 39, wherein the first memory address and the second
- 2 memory address are associated with memory shared by the first processing element and the
- 3 second processing.
- 1 42. The method of claim 39, further comprising identifying a validity of the data
- 2 value.

- 1 43. The method of claim 39, further comprising decrementing a time-to-live value 2 associated with the data value.
- 1 44. The method of claim 39, wherein the data value is associated with a particular 2 network connection record.
- The method of claim 39, further comprising sending a signal from the second processing element to a third processing element indicating that the third processing element may access a memory shared between the second processing element and the third processing element.